Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size:**

**Backside Potential:**

**Mask Ref:**

**APPROVED BY: DK DIE SIZE .020” X .030” DATE: 6/15/22**

**MFG: LINEAR SYSTEMS THICKNESS .010” P/N: IT120**

**DG 10.1.2**

#### Rev B, 7/19/02